Investigation potential islanding of dispersed PV systems by Vachtsevanos, George J.
Sponsor: Georgia Power Company 
To (Reports) (Performance) 	10/6/86 Award Period: From 	4/7/86 
∎ DMINISTRATIVE DATA  
I Sponsor Technical Contact: 
OCA Contact 	William F. Brown 	 X4820 
2) Sponsor Admin/Contractual Matters: 
:STA ICTI ONS 
Attached 	N/A Supplemental Information Sheet for Additional Requirements. 




GEORGIA INSTITUTE OF TECHNOLOGY 	 OFFICE OF CONTRACT ADMINISTRATION 
PROJECT ADMINISTRATION DATA SHEET 
(R6122 -0Afi1 	
ORIGINAL El REVISION NO. 
Project No.  E-21-628 	GTRCXIX 	DATE  5 	7 / 86  
Project Director:  Dr. George Vachtsevanos 	School/4U 	EE  




r:ost Sharing Amount: $ 
This ChangeV-3p , g 	 Total to Date 
20.000 	$ 	20,000  
20,000 	$ 20.000  
None 	Cost Sharing No: 	N/A  
rifle: 	Investigation Potential Islanding of Dispersed PV Systems 
Mr. E. J. Nev, Mgr. 
Georgia Power Company-Solar Operations 
7 Solar Circle 
Shenandoah,  GA 30265  
(404) 253-0218 
Atlanta Line (404) 526-4745 
fense Priority Rating: 	N/A  Military Security Classification: 
(or) Company/Industrial Proprietary: 	N/A  
N/A 
Foreign travel must have prior approval — Contact OCA in each case. Domestic travel requires sponsor 
approval where total will exceed greater of $500 or 125% of approved proposal budget category. 
MMENTS: 
'I ES TO: 
rct Director 
arch Administrative Network 
arch Property Management 
lunting 
SPONSOR'S I. D. NO. 
Procurement/GTRI Supply Services 
Research Securi ty 





Other A. Jones/Legal 

GEORGIA INSTITUTE OF TECHNOLOGY 
SCHOOL OF ELECTRICAL ENGINEERING 
ATLANTA, GEORGIA 30332 
LEMON& ( 404) 104- 2961 
September 18, 1986 
MEMORANDUM  
TO: 	Ms. Pat Heitmuller 
Printing and Photographic Center 
A 
FROM: 	Cindy Meyer ( 	 — 
School of Electric 	Engidiering 
SUBJECT: 	E21 -628 Deliverables 
For the months of May, July, and August, 1986, brief oral reports were given 
to the technical monitors of this contract at Georgia Power Company. 
sevanos, Project Director G. 
CM 
A UNIT OF THE UNIVERSITY SYSTEM OF GEORGIA 
AN EQUAL EDUCATION AND EMPLOYMENT OPPORTUNITY INSTITUTION 
GEORGIA INSTITUTE OF TECHNOLOGY 
SCHOOL OF ELECTRICAL ENGINEERING 
ATLANTA, GEORGIA 30332 
HONE (404 ) 694- 
 
May 21, 1986 
Mr. Dennis Keebaugh 
Georgia Power Company-Solar Operations 
7 Solar Circle 
Shenandoah, Georgia 30265 
Dear Mr. Keebaugh: 
Enclosed is a copy of the first monthly report, dated May 14, 1986, for project 





School of Electrical Engineering 
GV/klm 
Enclosure 
A UNIT OF THE UNIVERSITY SYSTEM Of GEORGIA 




Investigation of Potential Islanding of Dispersed Photovoltaic Systems 
Attended the project kick-off meeting on February 20 in Birmingham. 
. Received from Bob Jones on March 12 data pertaining to TVA's PV houses and a list 
of initial islanding simulations to be conducted with the Teslaco SPC model. I re-
viewed the proposed simulation cases and I transmitted my comments by telephone 
to Bob Jones. In summary, for case A, I suggested that the resistive load be made 
continuously variable + 10 0/0 from the matched condition. For case B, the feeder 
impedance must be modelled carefully to reflect the presence of both inductive and 
capacitive loading. Resonances along the distribution feeder will impact significantly 
islanding. The concept of the islanding "window" was revisited in terms of 
(a) deviation from matched generation/load conditions (+ %) 
(b) duration as compared to maximum relay reclosure time (typically 22 cyles) 
These "windows" should be used as a benchmark for both the analytical and the experi-
mental studies. It was suggested that the TVA feeder should be used for these initial 
simulations to avoid duplication and gain some insight into the behavior of the test 
system. 
For cases C, D and E, attention must be focused at the "inertia" of the islanding part 
of the system. Particularly, the effect of voltage/current and frequency variations on 
rotating equipment must be modelled accurately. Rotating masses may change their 
operating mode (from motor to generator or vice versa) under varying excitation con-
ditions. In turn, this varied behavior will impact on the islanding phenomenon itself. 
Nonlinearities of such devices as transformers, motors, etc. will also need to be repre-
sented to account for harmonic/subharmonic phonomena. 
The proposed simulations with multiple Teslaco units are a necessary component of 
the analytical work and are well planned. 
I received a copy of the Purdue submission to SCS on the Teslaco static power conver-
ter schematic and the analysis procedure (4/14). I discussed the contents via telephone 
with Bob Jones. The control system block diagram did not include the ac overcurrent 
and dc under/over voltage controls. Under normal operating conditions these protec-
tive devices will most likely be inactive. Under islanding conditions though, these de-
vices are an integral part of the control/protection circuitry and should be included in 
the simulation studies. In the event that they are not, then verification of the analyti-
cal results with experimental data might not be always possible. Some refinements of 
the system block diagram might be in order later on to account for nonlinearities if 
there is no agreement between analytical and experimental results. 
The development of a simplified functional model for the DECC or APCC static power con-
verters is being delayed due to two factors. Firstly, there is no detailed schematic informa-
tion available on either one of these two inverters. Efforts are currently under way through 
SANDIA to obtain such information. Secondly, the present phase of the Teslaco simulations 
must be completed so that simplifications and generic features maybe extracted from these 
studies that will be useful in developing a DECC or APCC model. 
July 7, 1986 
Monthly Report 
June 1986 
On June 5 and 12, 1986, 1 met with Drs. Oleg Washynczuk and Paul Krausse at 
Purdue University, West Lafayette, Indiana and discussed the hybrid model develop-
ment for the Teslaco inverter as well as the preliminary information made available 
to Purdue by American Power Conversion Corporation on their inverter. 
On the basis of the material provided to me by Drs. Washynczuk and Krausse, 
a preliminary simplified analytical model of the Teslaco inverter is being developed 
and a brief description of progress to date is appended to this report. 
Furthermore, requirements have been specified for the measurement program to 
be performed by GP during the experimental phase of the project. These data will be 
used to tune and verify, to the maximum degree possible, the simplified model. 
As more detailed information on the APCC inverter model becomes available. 
from Purdue, attention will be focused on the development of a similar simplified 
analytical model for this type of inverter. 
A Simplified Analytical Model for the Teslaco 4 Kw Inverter 
The buck stage of the inverter is represented first as a Thevenin equivalent circuit. 
Figure 1 shows the block diagram of the buck stage current feedback loop as provided 
by Purdue and developed in Reference 1. 
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Figure 2 is the Thevenin equivalent circuit representation of the buck stage. 
Figure 3 shows the unfolding stage, noise filters, residential load and the utility 
equivalent representation loading the inverter buck stage. I ref is a FWR sinusoidal 
signal whose amplitude is modulated by a slowly-varying I
mag 
and whose frequency 
is appropriately varied by the Phase Locked Loop (PLL) circuitry. It is assumed that 
solar insolation levels 	remain fixed and, therefore, the value of 1 	will be taken as 
mag 
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Next, the effect of the discontinuous nature of the FWR waveform is neglected 
and, since the gain of the unfolder stage is unity, V s is represented as a pure sinusoid. 
As a final result, grouping the peripheral elements together, the simplified inverter 
equivalent circuit may be drawn as shown in Figure 4. 
The key element in representing the dynamic behavior of the inverter under 
"islanding" or isolation conditions is the PLL circuitry which incorporates suitable de-
vices to detect phase differences between the utility line and the inverter equivalent 
voltages. Upon detection of a phase difference greater than approximately 6°, the 
inverter transistor bridge is disconnected from the load. This is accomplished by incor-
porating in the PLL a 1.00 cycle time delay which destabilizes the loop upon line dis-
connection. 
Refer to Figure 5 showing a block diagram of the PLL circuitry (from Reference 
1). The output of the loop filter (V ) is zero whenever the frequency is exactly 60 Hz 
and the phase comparator is locked at 0°. 
The output of the XOR gate is low in this case, since its two inputs are exactly 
in phase. When the frequency changes, the time delay is no longer exactly one cycle 
and the two inputs to the comparator are phase shifted. 
The loop filter output, V produces a frequency deviation of 920 Hz for every 
volt increase (or decrease) in V y  The RC filter after the XOR gate is designed so 
that the Schmitt trigger trips and disconnects the inverter whenever the phase error 
is greater than about 6° (corresponding to a 1.00 Hz frequency deviation). It is impor-
tant, therefore, to model analytically V as a function of inverter, load and feeder 
conditions. Test data indicate that 	should be modeled as a step followed by an 
expoential growth. No detailed modeling of V is required (intracyclic variations) 
since the RC filter acts as an integrator actuating the transistor disconnect sequence 
on the basis of average V y  data. An accurate representation of Vy  will assist in deter- 
mining a reasonable model of the frequency modulated Thevenin voltage. From that 
point on, the time required for the frequency deviation to reach 1.00 Hz may be 
determined. 
When the load is purely resistive and, therefore, there is no phase shift then the 
trigger mechanism is actuated by imbalances in the magnitude of the voltage. Ideally, 
an inverter may operate in an isolated mode if the load is purely resistive and matches 
exactly the PV generation. Such a condition cannot be achieved under normal opera-
tion and inherent noise conditions will tend to destabilize the PLL circuit. 
Preliminary information from Purdue indicates that the APCC inverter is designed 
to operate very similarly to the Teslaco inverter. The same destabilizing philosophy is 
employed for this device. Some basic differences refer to 
use of a XOR phase detector 
. there is no time delay of 1.00 Hz in the PLL circuit 
. a resonant line filter (0 ° at 60 Hz) is used to provide 
for the destabilizing action 
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Figure 3. Equivalent Circuit Representation of the Inverter 
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Figure 4. Inverter - Load - Utility Line Equivalent Circuit 
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Figure 5. Phase Locked Loop Circuit 
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Project: Investigation of Potential Islanding of Dispersed PV Systems 
Georgia Tech has been developing a simplified model for the TESLACO 
inverter in anticipation of design data for the APCC inverter from Purdue 
University through SANDIA. 
They have modeled the PLL of the inverter and ran several simulations 
with reasonable and encouraging results. In addition, the buck state and the 
unfolder state have been modeled. Various load conditions are simulated. The 
progam is written in GW-BASIC and runs on the IBM XT personal computer. A 
program listing and some preliminary results are enclosed with this report. 
On the Operation of the PLL 
_ The main function of the line-locked PLL circuitry of the inverter deals 
with the effective out-of-phase or in-phase voltage between the utility line and 
the output of the inverter when the utility line is disconnected. This out-of-phase 
condition depends on the load characteristics, such as resistive and/or reactive 
loads. In addition, PLL generates a sinc wave reference voltage in phase with 
the utility line. The inverter has an ability of bidirectional power flow. 
If the load is resistive, there is no phase shift upon the line disconnection. 
Now if the array power is changed, the output voltage of the inverter will be 
varying. If the load is reactive, or with non-unity power factor, the output voltage 
of the inverter begins to shift according to the phase from the inverter's internal 
voltage source. After all, this phase discrepancy is detected by the line locked 
PLL, increasing its output of the loop filter and finally resulting in the inverter 
shutdown. 
In the steady state condition, the output of the loop filter in the PLL 
circuitry will be zero, making the PLL stable. As the phase shift occurs after 
the disconnection of the utility line, the output of the loop filter becomes unstable 
in such a way that for every volt-increment a frequency deviation of 920HZ 
results and if the output of the VCO exceeds 1.00 HZ frequency deviation or 
6° phase error, the inverter system shuts down. 
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Figure. Effect of utility line disconnection 
(a) finite phase shift for non-unity power factor load 
(b) zero phase shift for unity power factor load 
2. On the Simulations 
The program using OW-BASIC is divided into two parts; one for the PLL 
and the SPC TESLACO INVERTER, and the other for the lineload and the user 
load. 
In the present situation, we use the phase-shifted versions of two steady-state 
Vac voltages, i.e., Vac with line-connection and with line-disconnected. The 
next step is to find the run-on times of the SPC in the general load environments. 
Figure 1: Vac, off = Vac, on 	+ 0.3° 
Figure 2: Vac, off = Vac, on + 413° (
t-Toff)* 0.05 Ts 




Figure 4: Vac, off = Vac, on 	+ 0. 3° , Ts 
-Toff Figure 5: Vac, off = Vac, on 	+ 0.3° t 	) * 1 Ts 
Ts = sampling period (65.1 u sec) 
Toff = line-disconnection time (at 260 in sec) 
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020 ' 	THIS PROGRAM SIMULATES THE SPC INVERTER 
030 ' ESPECIALLY OF THE PLL SYSTEM (Io & Vy). 
040 • 
050 	1986.10.11 	Dr. Vachtsevanos 	(EE Professor 
060 • GRA Noon Kang (EE Ph.D. Student ) 
070 ' 
080 -*************************************************************** 
090 OPEN "0",#1,"VAC.DAT":DPEN "0",#2,"IU.DAT" 
100 OPEN "O",#3,"IT.DAT":OPEN "0",#4,"VY.DAT" 
110 OPEN "D",415,"ID.DAT" 
120 • 
130 ' 	K1=COMPUTING INTERVAL, K2=SAMPLING INTERVAL, K3=TOTAL TIME 
140 ' 
150 K1=1/15360:K2=12/15360:K3=9000/15360 
160 READ NN : DATA 2 :REM SYSTEM ORDER FOR LINE FILTER AND LOOP FILTER 
170 READ NB : DATA 1 :REM SYSTEM ORDER FOR THE BUCK STAGE SYSTEM 
180 READ NU : DATA 2 :REM SYSTEM ORDER FOR THE UNFOLDER SYSTEM 
190 PI=3.141592 : FLAG=0 
200 DIM B(4),V(2),E(2),X(2),Y(2),V1(2),E1(2),X1(2),Y1(2) 
210 DIM V2(2),E2(2),X2(2),Y2(2),V3(3),E3(3),X3(3),Y3(3) 
220 DIM V4(2),E4(2),X4(2),Y4(2),V5(2),E5(2),X5(2),Y5(2) 





.280 DIM BUF(1000),LN0(2),LP0(2) 
.290 FOR I=0 TO BSIZE:BUF(I)=0:NEXT I 
.300 REM THE DIMENSION OF V,E,X,Y IS THE ORDER OF ODE 
1310 READ AO,A1,C1: DATA 48.35,14.67,377 
1320 READ A,B,C: DATA 4.6925E6,4.315,137.74 
L330 READ UFA,UFB,UFC,UFD: DATA 37.392,6.744E8,1.3488E5,4.5376E6 
1340 READ B(1),B(2),B(3),B(4):DATA 1,2,2,1 
1350 IMAG=14400:L=0:SHIFT=0 
L360 ' 	  
1370 PROGRAM START HERE 	 (INITIALIZATION) 
1380 ' 
1390 U=0:T=0 
1400 ' 	  
1410 ' line filter program 	 (PLL) 	input: VAC output: LNO 
1420 ' 	  
1430 B1=.5:FOR P=1 TO 4 
1440 REM AUXILIARY VARIABLES 
1450 Y1=X(2)+C1*VAC:Y2=-Al*X(2)-A0*X(1)-C1*A1*VAC 
1460 IF U=0 THEN 1600 
1470 REM INTEGRATOR INPUTS V(1),V(2),... 
1480 V(1)=Y1:V(2)=Y2 
1490 ON P GOTO 1500,1520,1520,1540 
1500 FOR I=1 TO NN:E(I)=K1*V(I):Y(I)=X(I):X(I)=X(I)+.5*E(I):NEXT I 
1510 GOTO 1560 
120 FOR J=1 tO NN:I(J)=K14V(J)itOisiE(S)+B(P)*X(3):X(j) Y(J)+Bl*X(j):NEXT 
130 SOTO 1560 
140 FOR F=1 TO NN:X(F)=E(F)+K1*V(F):X(F)=Y(F)+X(F)/6:NEXT F 
i50 GOTO 1580 
60 IF P=2 THEN B1=1:GOTO 1580 
170 T=T+.5*K1 
180 NEXT :.P_ 
190 T=T-K1 
LN0(1)=X(1) 
110 IF (LNO(1)>=0) AND (RT<O) THEN R=1 
120 RT=LN0(1) 
p30 • 	  
140 ' delay and positive edge detector 	(PLL) 	output: V 
50 ' 	  
60 OVCC=BUF(DPNT) 
170 IF (QVCC>=90) AND (0T<90) THEN V=1 
180 QT=QVCC 
190 • 	  
' phase comparator program 	 (PLL) output: 10 
'10 • 	  
'20 IF R=1 THEN 10=10+.000227:R=0 
'30 IF 10?.000227 THEN 10=.000227 
'40 IF V=1 THEN 10=10-.000227:V=0 
'50 IF I0<-.000227 THEN I0=-.000227 
'60 ' 	  
ma • loop filter program 	 (PLL) 	input: IO output: VY 
'80 ' 	  
'90 B1=.5:FOR P=1 TO 4 
300 Y1=X1(2)+A*IO:Y2=-C*X1(2)+A*(B-C)*I0 
110 IF U=0 THEN 1950 
320 REM INTEGRATOR INPUTS V1(1),V1(2),... 
130 V1(1)=Y1:V1(2)=Y2 
340 ON P GOTO 1850,1870,1870,1890 
350 FOR I=1 TO NN:El(I)=Kl*V1(I):Y1(I)=X1(I):Xl(I)=X1(I)+.5*E1(I):NEXT I 
160 GOTO 1910 
170 FOR J=1 TO NN:Xl(J)=Kl*V1(J):E1(J)=E1(J)+B(P)*X1(.1):X1(J)=Y1(J)+81*X1(J):NE 
7 J 
380 GOTO 1910 
390 FOR F=1 TO NN:Xl(F)=El(F)+Kl*V1(F):Xl(F)=Y1(F)+Xl(F)/6:NEXT F 
POO GOTO 1930 
110 IF P=2 THEN B1=1:GOTO 1930 
P20 T=T+.5*K1 
P30 NEXT P 
140 T=T-K1 
150 VY=X1(1) 
160 ' 	  
170 8-bit counter & VCC program 	(PLL) 	input: VY output: CNT 
ma •  
190 CNT=CNT+1+VY*920/15360 
)00 IF CNT>=256 THEN CNT=0 
)10 •  
)20 ' 	delay 1 cycle program 	 (PLL) 	input: CNT output: BUF 
)30 •  
OVCC=CNT/256*360:BUF(NPNT)=OVCC 
)50 DPNT=(DPNT+1) MOD BSIZE:NPNT=(NPNT+1) MOD BSIZE 
70 ' 	BUCK STAGE 	 input: IREF, VC1 	ouput: IB, VB 
eo  
190 IREF=IMAG*(SIN(OVCC*PI/180)) 
00 B1=.5:FOR P=1 TO 4 
10 Y1=-10433.33*X2(1)+1666.667*(390*IREF-VC1) 
20 IF U=0 THEN 2260 
30 REM INTEGRATOR INPUTS V2(1),V2(2),... 
40 V2(1)=Y1 
50 ON P GOTO 2160,2180,2180,2200 
60 FOR I=1 TO NB:E2(I)=K1*V2(I):Y2(I)=X2(I):X2(I)=X2(I)+.5*E2(I):NEXT I 
70 BOTO- 2220 
BO FOR J=1 TO NB:X2(J)=Kl*V2(J):E2(J)=E2(J)+B(P)*X2(J):X2(J)=Y2(J)+Bl*X2(J):NE 
90 60T0 2220 
!00 FOR F=1 TO NB:X2(F)=E2(F)+K1*V2(F):X2(F)=Y2(F)+X2(F)/6:NEXT F 
!10 SOTO 2240 
20 IF P=2 THEN B1=1:GOTO 2240 
!30 T=T+.5*K1 




!BO ' 	UNFOLDER SYSTEM 	input: IB, VAC 	 output: VC1, IU 
!90 '  
►ND L=-1:IF VAC>=0 THEN L=1 
;10 B1=.5:FOR P=1 TO 4 
;20 Y1=X3(2)+UFC*IB:Y2=-UFA*X3(2) -UFB*X3(1) -UFD*IB+UFB*VAC 
►30 IF U=0 THEN 2470 
►40 REM INTEGRATOR INPUTS V3(1),V3(2),... 
;50 V3 (1 )=Y1: V3 (2)=Y2 
►60 ON P GOTO 2370,2390,2390,2410 
MD FOR I=1 TO NU:E3(I)=K1*V3(1):Y3(I)=X3(I):X3(I)=X3(I)+.5*E3(I):NEXT I 
;80 GOTO 2430 
;90 FOR J=1 TO NU:X3(J)=Kl*V3(J):E3(J)=E3(J)+B(P)*X3(J):X3(J)=Y3(J)+Bl*X3(J):NE 
100 GOTO 2430 
110 FOR F=1 TO NU:X3(F)=E3(F)+Ki*V3(F):X3(F)=Y3(F)+X3(F)/6:NEXT F 
120 GOTO 2450 
130 IF P=2 THEN B1=1:GOTO 2450 
140 T=T+.5*K1 
150 NEXT P 
[60 T=T-K1 
170 vc10=vci:vc1=x3(1) 
180 REM NEXT STEPS FOR IU 
190 B1=.5:FOR P=1 TO 4 
$00 Y1=-37.5*X4(1)+5000*(VC10-VAC) 
$10 IF U=0 THEN 2650 
$20 REM INTEGRATOR INPUTS V4(1),V4(2),... 
530 V4(1)=Y1 
540 ON P SOTO 2550,2570,2570,2590 
$50 E4(1)=Kl*V4(1):Y4(1)=X4(1):X4(1)=X4(1)+.5*E4(1) 
560 60TO 2610 
570 X4(1)=Kl*V4(1):E4(1)=E4(1)+B(P)*X4(1):X4(1)=Y4(1)+61*X4(1) 
580 60T0 2610 
590 X4(1)=E4(1)+Kl*V4(1):X4(1)=Y4(1)+X4(1)/6 
600 GOTO 2630 
610 IF P=2 THEN B1=1:BOTO 2630 
620 T=T+.5*K1 




660' 	  
670 ' SIMULATION MODEL OF THE LOAD input: IU, VS output: VAC 
680 ' 	  
690 ' FOR OUTPUT (IT) *************************** 
700 VS=339.4*SIN(120*PI*T) 
710 IF FLAG =1 THEN 2890 
720 81=.5:FOR P=1 TO 4 
730 Y1=-376.96*X5(1)+5235.6*(VAC-VS) 
740 IF U=0 THEN 2880 
750 REM INTEGRATOR INPUTS V5(1),V5(2),... 
760 V5(1)=Y1 
770 ON P GOTO 2780,2800,2800,2820 
780 E5(1)=Kl*V5(1):Y5(1)=X5(1):X5(1)=X5(1)+.5*E5(1) 
790 GOTO 2840 
800 X5(1)=Kl*V5(1):E5(1)=E5(1)+B(P)*X5(1):X5(1)=Y5(1)+81*X5(1) 
810 GOTO 2840 
820 X5(1)=E5(1)+Kl*V5(1):X5(1)=Y5(1)+X5(1)/6 
830 GOTO 2860 
840 IF P=2 THEN B1=1:GOTO 2860 
850 T=T+.5*K1 
860 NEXT P 
870 T=T-K1 
B80 ITO=IT:IT=X5(1) 
g90 IF FLAG=1 THEN 2910 
900 IF (U>4000) AND (IT>=0) AND (ITO<O) THEN FLAG=1 
'910 IF FLAG=1 THEN IT=0 
'920 ' FOR OUTPUT VAC *************************** 
930 IF FLAG=0 THEN VAC=VS:T=T+Kl:GOTO 3170 
940 IF (U>=4000) THEN SHIFT =.3*PI/180*(U-4000)/10 
!950 VAC=339.4*SIN(120*PI*T+SHIFT):T=T+Kl:GOTO 3170 
!960 
970 ' 	  THE FOLLOWING ROUTINE IS UNDER TESTING 	  
980 ' 
990 UU=(IU-IT) 
;000 81=.5:FOR P=1 TO 4 
1010 Y1=X6(2)+UU:Y2=-6.3726E+07*X6(1)-4487.8*X6(2)-3472.2*UU 
5020 IF U=0 THEN 3150 
5030 REM INTEGRATOR INPUTS V6(1),V6(2),... 
;040 V6(1)=Y1:V6(2)=Y2 
5050 ON P GOTO 3060,3080,3080,3100 
5060 FOR I=1 TO 2:E6(I)=K1*V6(I):Y6(I)=X6(I):X6(I)=X6(I)+.5*E6(I):NEXT I 
5070 SOTO 3120 
5080 FOR J=1 TO 2:X6(J)=K1*V6(J):E6(J)=E6(J)+B(P)*X6(J):X6(J)=Y6(J)+81*X6(J):NE 
r J 
SAWD GOTO 3120 
5100 FOR F=1 TO 2:X6(F)=E6(F)+K1*V6(F):X6(F)=Y6(F)+X6(F)/6:NEXT F 
5110 GOTO 3140 
5120 IF P=2 THEN B1=1:GOTO 3140 
5130 T=T+.5*K1 
5140 NEXT P 
5150 VAC=X6(1)*1000000! 
.60 
.70 ' print & output to disk routine 
LBO ' 
190 60T0 3240 
?00 PRINT" 	  
210 PRINT "U=";U,"IB=";INT(I101000)/1000,"IU=";INT(IU*1000)41000 
220 PRINT-"IT=";INT(IT*1000)/1000,"VS=";INT(VS*100)/100,"VAC=";VAC 
230 PRINT "f0=";I0,"VY=";VY 
240 IF U<3000 THEN 3300 
250 IF (U MOD 12)<>O THEN 3300 
260 PRINT "."; 
270 'TT=T-K1 
280 PRINT #1,VAC:PRINT #2,IU 
290 PRINT #3,IT:PRINT #4,VY:PRINT #5,I0 
300 U=U+1 
310 IF U<9000 THEN 1430 
320 CLOSE 
330 END 
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METRIC! 
A simplified computer model is presented for 
predicting the run-on time of a self-commutated 
inverter operating in a utility interactive mode. The 
inverter receives DC power from the photovoltaic array 
and delivers AC power to a local load or the utility 
lines. The proposed model represents the dynamics of a 
phase-locked loop control circuitry which is designed 
to destabilize the inverter operation and shut down the 
power conditioning subsystem when a phase discrepancy 
between the line and some reference signal is detected. 
The sustained isolated operation (or islanding) of the 
PV system poses a possible safety concern to utility 
personnel and potential damage to utility connected 
equipment. The computer model is implemented on an 
IBM PC using PASCAL and provides results compatible 
with experimental evidence and more elaborate computer 
modeling techniques. 
DITRODOCTION 
Over the past decade, we have witnessed an 
increased interest in exploiting renewable energy 
sources, such as solar energy, for the production of 
electric power. Photovoltaic arrays offer an attrac-
tive means for the direct conversion of solar energy to 
electrical form. An intensive RAD activity has been 
directed, therefore, towards the development of effi-
cient, reliable, and cost-effective photovoltaic cells, 
as well as the design of interface and balance-of-
system devices which are required for the distribution, 
storage, and consumption of the electric power, such 
as converters, inverters, maximum power trackers, 
batteries, etc. [1-3]. 
At an early stage of the PV development program, 
it was recognized that, in addition to stand-alone 
applications, probably the most attractive long term 
utilization of PV arrays is their operation in a 
utility interactive mode. Although institutional and 
economic considerations favor such an interactive oper-
ation, many technical issues most be resolved before 
PVs become a viable and acceptable alternative to 
utility generation practices. Research problems that 
are currently being addressed include protection and 
safety issues, power quality, harmonic current genera-
tion and propagation, control, islanding of dispersed 
sources, etc. [4-7]. "'Blanding° or isolated operation 
usually refers to the continued generation from grid-
connected photovoltaic systems following the interrup-
tion of utility power. A special case known as a 
"run-on° condition involves the operation of a single 
PV system-load combination when the power conditioning 
subsystem is designed to operate only in a utility 
interactive mode. Such islanding or run-on conditions 
may pose a safety hazard to utility personnel or 
endanger the integrity of protective and other utility 
equipment. Live crew personnel, working to repair a 
fault occurring on the grid, may mistakenly consider 
the load side of the line to be inactive; in fact, 
islanding PV sources may be feeding power back to the 
utility grid through power conditioning units which are 
normally designed to shut down when such events occur. 
Also, depending upon the duration of an islanding 
condition, automatic reconnection of the PV system may 
present severe resynchronization problems with conse-
quent detrimental effects upon the integrity of utility 
equipment. 
Experimental evidence of islanding or running-on 
with commercial PV systems has been provided by a 
number of investigators [8]. 
Recognizing the potential hazards, SANDIA National 
Laboratories, in cooperation with several power utili-
ties and research institutions, has embarked upon an 
extensive testing and analytical modeling effort 
designed to investigate islanding phenomena. Specific 
objectives include the assessment of existing PCS 
control strategies and recommendations for modifica-
tions necessary to improve their shut down character-
istics, the quantification of tolerance windows beyond 
which an islanding condition may not be sustained, the 
study of dynamic interactions between multiple 
islanding PV systems, and parametric sensitivity 
studies with varying load, PV generation, and feeder 
characteristics. 
Researchers at Purdue University [9] have devel-
oped a hybrid computer model to study a variety of 
islanding configurations. Southern Company Services 
and Georgia Power Company are conducting an extensive 
laboratory and field testing program intended to vali-
date analytical results and provide a reliable data 
base. The available analytical tools are extremely 
detailed and highly sophisticated requiring consid-
erable skill and computational power for their 
implementation. As a result, they lack portability and 
require skilled personnel for their use. 
In planning the interconnected operation of such 
PV systems, can utility personnel predict more readily 
any possible islanding events and estimate their 
approximate duration given the typical range of local 
load and power utility conditions? If an approximate 
but readily available tool provides any indication of 
possible problem situations, then a more detailed 
modeling and analysis effort may be undertaken to 
resolve these issues unquestionably. 
This work is concerned with the development of a 
simplified analytical model of those features of the 
interconnected PV system-utility grid that affect 
significantly its isolated operation. 
THE INVERTER CONFIGURATION 
The power conditioning subsystem (PCS) is central 
to 	the 	utility-interactive photovoltaic system 
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operation. Figure 1 is a block diagram description of 
a PV utility-interactive system. The PCS is primarily 
responsible for converting the DC PV power into utility 
compatible AC power and for synchronizing and trans-
ferring that AC power safely into the utility grid. 
The DC to AC inversion is typically accomplished via 
static line- or self-commutated inverters. A line-
commutated inverter utilizes the utility voltage as a 
means of commutation (turn-off) of transistor or 
thyristor-switching devices, whereas a self-commutated 
type uses internally generated mechanisms to perform 
the commutation. 
ENERGY 	 INTERFACE 
CONVERSION AND STORAGE 
Figure 1. Block Diagram of a Typical PV-Utility 
Grid Interconnection 
This study focuses on one such power conditioning 
subsystem available commercially for residential PV 
applications. It typifies the control philosophy 
adopted by most PCS manufacturers in order to provide 
optimum conversion while adequately handling the vari-
able electrical conditions and safeguarding the integ-
rity of the interconnection. A utility-interactive 
self-commutated, voltage-sourced inverter based on 
high-frequency isolation has been developed by TESLACO 
to provide a photovoltaic to utility interface at the 
residential power level of 4 kW. Figure 2 is a block 
diagram of the TESLACO T-4 kW-A power stage and control 
circuitry. A detailed description of the TESLACO 
inverter may be found in the excellent paper by 
A. Cocconi, et al. 110]. The DC power from the solar 
array is converted to a full wave rectified sinusoidal 
waveform through the push-pull buck stage converter. 
The buck stage also provides isolation between the DC 
and AC aides of the circuit through the use of a 20 kHz 
compact and lightweight transformer. In the second 
stage of the inverter, alternate half sine waves are 
inverted by unfolding to form the complete output sine 
wave that is matched to the 240 volt AC line. 
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Figure 2. Block Diagram of the TISLACO T-4 
Power Stage and Control Circuitry 
The control circuitry performs a multiplicity of 
functions ranging from tracking the maximum power point 
of the PV array to generating the POW base drive 
signals and controlling the output unwrapper transistor 
bridge. A brief overview of the control strategy  
follows, emphasizing those featuies that are relevant 
to an islanded operation of the inverter. The peak 
power tracker follows the array peak-power point by 
continually monitoring the ripple on the DC input. Its 
operation is based upon balancing the symmetry of the 
120 Hz power ripple signal. The unfolding transistor 
control circuitry monitors the current in each of the 
four transistors and acts to turn them off rapidly in 
the event of a fault condition on the line. The output 
current feedback control circuit measures the average 
AC output current of the system and modulates the 
signal to the buck control circuit so as to maintain it 
at the desired level. 
The most crucial control component responsible for 
shutting down the transistor bridge in the event of a 
utility disconnect is the line lock phase-locked loop 
(PLL). A reference rectified sine wave voltage is 
generated internally and locked to the line by use of 
the digital PLL circuitry. Current delivered to the 
line is automatically in phase with the voltage, once 
it is brought into synchronization with the line 
through the PLL circuitry. A phase discrepancy between 
the line and reference signal is used to destabilize 
the loop upon line disconnection resulting ultimately 
in inverter shutdown. Since the PLL plays a signifi-
cant role in interrupting the power flow from the 
inverter to the utility grid under fault conditions, 
its operational characteristics will be described more 
fully in the next section. 
111COEL DISC:UPTICK 
Figure 3 shows a block diagram of the PLL circuit. 
The phase comparator is preceded by an integrator in 
order to smooth our fast disturbances on the AC line. 
The 90' phase shift of the integrator is compensated by 
decoding the 90' address of the EPROM clock. The loop 
filter is the only part of the circuit that introduces 
any dynamics into the modulation transfer function. 
The loop filter uses an ordinary lead-lag network for 
phase compensation and is represented by its transfer 
function. The output of the phase comparator, I 0, is 
equal to +0.227 mA (-0.227 mA) during the period of 
time when the reference pulse, R, leads (lags) the 
pulse, V, and is zero otherwise. Thus, during steady 
state operation at 60 Hz, R and V are in phase so that 
Io is zero. 
Figure 3. Block Diagram of the Lime Locking PLL 
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If the loop filter output, V , is zero, then the volt- 
age control oscillator produ6es a pulse train of 15.36 
kHz (60 Hz x 256). 	When V is positive (negative), 
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then the VCO produces a frequency deviation of 4f = 
(920 Hz) x (V in volts) with a corresponding increase 
(decrease) id the pulse train frequency. Thus, the 
comparator-filter combination acts as follows: If the 
reference signal R leads V, the output of the phase 
comparator becomes positive causing V to increase. 
This increases the VCO frequency which, turn, causes 
the pulse V to occur earlier as desired. The opposite 
situation occurs if 11 lags V. 
The R-bit clock produces two output signals: the 
first one is the sine wave reference (stored in ROK) 
which, for all practical purposes, may be represented 
as a continuous signal by the expression 
SWR(t) ∎ 11ein[Q4000 (t)]l 
Qvco tt) 	-RTwunt x 360' 
is the angular equivalent of the counter output whose 
output increments by 1 at each input clock pulse. 
A second ( ♦ 256) output is provided which is equal 
to • logic '1° whenever 90' 4 n (t) 4 270'. This 
second output is fed into a NO' cyle time delay. 
Although this one cycle time delay produces no locking 
angle error at exactly 60 Hz, it does introduce a 
transport lag in the control loop. It is exactly this 
1.00 cycle transport delay that introduces a right 
half-plane pole of the loop gain function ensuring 
that the PLL will be unstable when the AC line is 
disconnected. As a matter of fact, the loop gain 
transfer function has a left half-plane pole without 
the 1.00 cycle time delay resulting in a stable system. 
The delay is, therefore, intentionally designed into 
the system in order to bring about the unstable condi-
tion whenever R and V are out of phase. Finally, under 
free run conditions, the line sense transformer is 
essentially connected directly to the digital sine 
generator via the power stage of the inverter and a 
phase-adjust circuit is introduced to balance out phase 
contributions between the internal reference wave and 
the terminal voltage. 
The PLL circuitry of the inverter detects when the 
line deviates from its nominal frequency or voltage by 
more than a preset value and then initiates the orderly 
inverter shutdown. In the case of an isolated or 
islanded condition, the inverter must be capable of 
detecting the absence of the line voltage in order to 
initiate the shutdown procedure. Consider the typical 
situation of a nonunity power factor load depicted in 
Fig. 4. Assume that the reactive load is partly 
supplied from the utility. Upon the line disconnec-
tion, the output voltage will be shifted in phase from 
the inverter's internal equivalent voltage source, 
thereby producing the phase shift shown in the figure. 
This phase discrepancy is detected by the PLL as a 
shift in frequency. If the shift in frequency is 
already beyond the preset limit (1.0 Hz or 6' phase 
shift), the inverter is forced to shut down. When the 
Figure 4. affect of Utility Line Disconnection 
on Phase Shift 
phase shift is initially insufficient to trigger the 
inverter shutdown, then the loop instability, as 
described above, assists in building up the phase 
difference until the critical condition is reached 
again. The time duration between the utility discon-
nect and the inverter shutdown is defined as the run-on 
time. 
For a simplified representation of the PV system-
utility grid under islanded conditions, attention must 
be focused, therefore, upon the dynamic behavior of the 
PLL circuitry responsible for the regenerative phase 
difference instability, on one hand, and the determi-
nation of the initial phase difference between the 
internal reference waveform and the terminal voltage 
upon disconnection of the utility line. Other major 
components of the power conditioning subsystem (power 
tracker, unfolder, etc.) do not seem to influence 
significantly the destabilising behavior of the 
inverter. The initial phase difference is estimated 
approximately from a steady state representation of the 
buck stage-unfolder-load-utility line combination. 
Refer to Fig. 3(a). The first part of the circuit is a 
Thevenin equivalent representation of the buck power 
stage with voltage feedforward coupled with current 
feedback. The purpose of the current feedback is to 
provide the inverter with a nondissipative resistive 
output impedance of approximately 6.24 V. In addition 
to correcting for distortion in the AC line waveform, 
this output impedance is used to control the magnitude 
of the AC output current. For simplicity, the unfolder 
circuit is represented as a unity gain device. The 
remaining components in Fig. Sta) represent filtering, 
the local loading, and a Thevenin equivalent of the 
utility line at the point of connection. The reference 
current, Ire, may be varied by varying the input solar 
insolation to the PV array. Figure 5(b) shows the 
equivalent steady state representation of 5(a) after 
some simple manipulations. 
(h) 
Figure 5 (a) and (b). Steady State Dquivalent Circuit 
of Block Stage-Unfolder-Load-titility Line 
Figure 6 is a flow chart of the computer program. 
The user is requested to input the following program 
data: 
• The load impedance, Rd  + jIa 
• The line impedance, hi + 314 
• The level of solar Insolation, P/ , in MW/cm2 . 
The line voltage is taken to be 240 v.rms. The run-on 
time may be computed for various values of load 
impedance and solar insolation in order to obtain a 
reasonable estimate of major trends which may establish 
those critical conditions in the PV-utility grid system 
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IMMOLATION MOLTS AND CONCLUSIONS 
The simplified model was tested with a variety of 
input data. Of special interest was the response of 
the model to load conditions which produce the longest 
runron time. The validity of the simplifiying assump-
tions was checked by comparing results with those 
obtained with more detailed dynamic models and 
available experimental data under similar loading 
conditions. Finally, the sensitivity of the model to 
varying input conditions was verified by a series of 
simulation runs with load impedances and input solar 
insolation levels ranging over reasonable bounds. 
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Figure 6. Flow Chart of computer Program. 
Figure 7 shows a computer printout for a typical 
model run. The load impedance is taken to be equal to 
16.050 +j5.590 ohms which corresponds to a load power 
of 3195.25 watts and 1112.86 vars. The first waveform 
shows initially the variation of the line current it 
 for a period of approximately two and one-half cycles 
to the point where the line is disconnected. Prom then 
on the waveform represents the loop filter output, Vv . 
The phase difference between the reference signal afid 
the 8 bit clock counter is fed to an exclusive OR whose 
filtered output is shown as the third waveform in 
Fig. 7. The final two rectangular waveforms are the 
actual reference and clock output waveforms. The 
run,on time is estimated to be in this case approxi-
mately 495 msec (31 cycles). This agrees with results 
reported from hybrid or detailed digital simulations 
under similar conditions. Further simulation results 
indicate that as the reactive component of the load 
increases, the corresponding run-on time decreases. 
Maximum run-on time is obtained when the load matches 
fairly closely the generation. 
Some further fine tuning of the dynamic PLL compo-
nents is required in order for the model to reproduce 
reasonably experimental test results. 
A similar modeling approach is being pursued for 
the representation of other commercial inverter 
designs. It is hoped that this simplified modeling 
approach of a complex system, like the DC to AC 
inverter with its associated utility interface, will 
provide utility personnel with a viable tool for 
assessing the potential safety and production hazards 
arising from the interconnected operation of PV 
systems. 
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Figure 7. Typical Waveforms Obtained with 
the Proposed Simplified Model 
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INTRODUCTION 
This final report details the development of simplified computer models 
for the American Power Conversion Corporation's (APCC) Sunsine 2000 photovol-
taic power conditioning unit (PCU) and the TESLACO - Optimum Power Conversion 
Model T - 4 kW - A photovoltaic power conditioning subsystem. Simulation 
studies are described using the simplified models and results are compared to 
experimental data as well as information available from detailed computer 
models. 
The primary objective of this effort is to produce simple models that 
represent the dynamic behavior of the PCU under run-on conditions. The focal 
point of this endeavor is, therefore, to highlight those features of the 
inverter circuitry which are crucial in effecting inverter shut-down whenever 
the utility line is disconnected from the PCU-load combination. 
This work is motivated by the need to provide utility personnel with a 
portable and easy-to-use tool to predict any possible islanding events and 
estimate their approximate duration given the typical range of local load and 
power utility conditions. If such an approximate but readily available tool 
provides an indication of possible problem situations, then a more elaborate 
modeling and analysis effort may be undertaken to resolve these issues 
unquestionably. 
In most situations, the modeling results reported herein an conservative 
providing the user with significant trends as load conditions vary. Whereas 
more sophisticated computer models must exhibit a predictive capability 
compatible with actual laboratory or field results if they are to be used as 
tools in assessing design and safety concerns, a simplified approach can only 
claim results with a reasonable resemblance to the actual case. 
1 
Slow inverter dynamics or nonessential components to the run-on condition 
are neglected. The inverter designer, anticipating the need to shut the 
device down under emergency conditions, invariably incorporates electronic 
circuits which sense the resulting operating discrepancy and activate appro-
priate shut-off sequences. A simplified analytical model must, therefore, 
focus upon those features of the interconnected PV system-utility grid that 
affect significantly its isolated operation. 
Part I of this report describes the APCC inverter simplified model and 
associated simulation results while Part II is devoted to a brief description 
of the TESLACO inverter modeling effort. 
2 
PART I 
A SIMPLIFIED ANALYTICAL MODEL FOR THE APCC 
PHOTOVOLTAIC POWER CONDITIONING SYSTEM 
1.1 General Description  
Detailed electrical diagrams of commercial power conversion systems are 
usually considered proprietary and are not available in the open literature. 
Recently, Purdue University developed a hybrid computer model of the APCC 
Sunsine 2000 photovoltaic power conditioning unit through the assistance and 
cooperation of the APCC technical staff. The Purdue report [1], detailing 
this modeling effort, formed the only available source of information regard-
ing the Sunsine 2000 for the development of a simplified analytical tool. 
Mathematical descriptions of key inverter subsystems (the line filter, the 
loop filter, etc.) were taken directly from the Purdue development since 
actual circuit diagrams are still considered proprietary. The results of this 
work are, therefore, dependent upon the credibility of the Purdue model. In 
general, for most practical situations, the computer results seem to match 
fairly well experimental data obtained from laboratory and field studies 
conducted by Georgia Power Company. 
Figure I-1, reprinted from Reference [1], is a simplified electrical 
diagram of the APCC Sunsine PV system. The DC system consisting of the PV 
array and a filter capacitor is connected to a down converter which produces 
an output current closely resembling a full wave rectified sine wave. The 
unwrapper circuit produces a sinusoidal output at the utility side of the 
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FIGURE 1-2. SIMPLIFIED BLOCK DIAGRAM OF THE CONTROL SYSTEM. 
The inverter AC output current is phase locked to the measured line 
voltage. A simplified block diagram of the inverter control system is shown 
in Figure 1-2. A Maximum Power Tracker (MPT) assures that maximum power is 
extracted from the array under varying environmental conditions. The voltage 
regulator adjusts a magnitude command signal, Imag , which is tracked by the 
down converter during normal operation and is a measure of the peak AC current 
injected into the utility. 
The function of the PLL is to provide a rectified sinusoidal reference 
signal and to control the switching of the unwrapper. A more detailed func-
tional block diagram of the phase locked loop control system is shown as 
Figure 1-3. For normal operation, the multiplying digital to analog converter 
(MDAC) produces a rectified sinusoidal reference signal which must be synchro-
nized with the line voltage. To accomplish this, the frequency of the voltage 
controlled clock (VCC) is varied in proportion to a control signal 
V.0.). 
 When 
Vw = 0, the output frequency of the clock is approximately 30.72 kHz. At each 
clock pulse, the counter is incremented with a maximum count of 512. Thus, 
the frequency associated with a complete counter cycle is 60 Hz. As the 
control voltage Vw varies from -10 to +10 volts, the frequency of a complete 
counter cycle will vary between 59.073 and 60.927 Hz. Synchronization is 
• achieved using a feedback circuit which increases or decreases the control 
voltage whenever the counter output leads or lags the line voltage. Details 
of the PLL VCC and 9 bit counter are depicted in Figure 1-4. 
Synchronization of the counter to the line frequency is achieved by 
monitoring the phase difference between the counter output and the line 
voltage. The filtered line voltage is fed to an A/D comparator whose output 



























FIGURE 1-4. BLOCK DIAGRAM OF THE PLL VCC AND 9-BIT COUNTER 
the average value of the XOR output is a measure of the phase difference 
between the angular state of the counter and the line voltage. 
1.2 Islanded Operation  
Let us consider the interconnected operation of the PV system with the 
utility grid as shown in Figure 1-5. Of interest is to observe the operation 
of the PV system in the event that the circuit breaker is suddenly opened. 
Particularly, it is important for operational and safety considerations to 
determine conditions under which the unit will run-on for the maximum possible 
time. As a matter of fact, if the load current is carefully adjusted so that 
all of the current supplied by the inverter is consumed by the load, then the 
opening of the breaker will not be sensed by the inverter protective control 
circuits. In this case, the inverter will, theoretically at least, run-on 
indefinitely. Under all other load conditions, the PLL and its associated 
control circuitry undertakes the task of sensing the appropriate phase angles 
before and after line disconnection and tripping a phase error detector when-
ever the phase error between the angular state of the phase locked oscillator 
and the filtered line voltage reference becomes greater than 2 ° . Thus, the 
dynamics of the PLL circuit are primarily responsible for the operation of the 
inverter under islanded conditions. For that reason, attention is focused 
below in the modeling effort on the behavior of the PLL circuitry. 
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FIGURE I— 5 . PV—INVERTER—UTILITY INTERCONNECTION. 
During steady state conditions, before the circuit breaker is opened, 14)
i
I is 
the phase lead angle introduced by the line filter which is very close to 2 ° . 
The phase error Icl) e l is, of course, zero during steady state conditions. When 
the circuit breaker is opened, the value of 14)
i
I is determined by the load 
angle, (P L, of the passive load to which the inverter connects. Upon opening 
of the circuit breaker, 14) e l will jump to the value such that ly4l e l = 2 ° . 
Thereafter, the response of l(P e l, and 11.0 is primarily determined by the 
characteristics of the line filter, the load and loop filter associated with 
the phase locked loop. 
The most significant design feature of the inverter involves a resonant 
peak of the line filter at 60 Hz. Thus, the phase load of the line filter 
increases as the frequency increases and at a significantly higher rate than 
that of the load (if it is capacitive) such that the resulting phase error 
increases as the frequency increases. A classic "positive feedback" insta-
bility results since the AC system frequency will increase at a higher rate as 
the phase error increases. 
Details of the phase error detector circuit responsible for disabling the 
inverter are shown in Figure 1-6. If the load is resistive or inductive, then 
the initial jump in 14) e l will always be greater than 2 ° which is the trip 
point of the phase error detector resulting in almost instantaneous shutdown. 
The same condition will result if the load is capacitive but the magnitude of 
load angle is between 0 ° and 2 ° . The positive feedback instability is, there-
fore, essential for the shutdown mode only in the case of a capacitive load 
with a phase angle between 0 ° and 2°. 
Vac 
L I 
(.11 . 0,1 > 2 ) 
FIGURE 1-6. THE PHASE ERROR DETECTOR CIRCUIT. 
I.3 The Simplified Computer Model  
Special attention is required in modeling the dynamics of the line filter 
and the loop filter of the PLL circuit. The significance of the first one in 
the run-on mode was demonstrated in the previous section. Modeling of the 
remaining control circuit components is straightforward and follows classical 
approaches. 
1.3.1 The Line Filter Implementation  
The line filter is implemented by a fifth order state equation whose 




 +92.79882s+144998.1)  
= 2 
(s+71005.7)(s+2511.29)(s+61.87084)(s +186_6827s+149752.5) 
In Figures 1-7 and 1-8, the magnitude and phase responses are plotted 
using a CC program package. As it was pointed out previously, the positive 
group delay at 60 Hz makes the PLL system unstable. 
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FIGURE I-8. THE PHASE RESPONSE OF THE LINE FILTER. 
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= [0 0 1 0 0]*x 
where x = [x
1 x2 x3 x4 x5]
T
* The poles of the line filter transfer function 
are: 
s 1  = -61.87084 
s
2 
= -93.34133 + j375.5528 
s
3 







1.3.2 The Loop Filter Implementation  
The loop filter can be implemented by a third order state equation whose 
transfer function is: 
67188.53*(s+3.002979)  
(s) Htp 	s(s+303.0303)(s+62.57823) 
In Figures 1-9 and 1-10, the magnitude and phase responses are plotted 








= 0 0 1 x2 
+ 	6.314712E3 V dt x2 (1) 
x
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= [10.64 0 0]*x 
where x = [x 1 x2  x 3 ] T . 
 The poles of the loop filter are: 
s
1 







V is the input to the loop filter. 
1.3.3 The Line Impedance and the Load Impedance  
The line impedance is modeled as the series combination of a resistor 
(with a nominal value of 0.072 ohm) and an inductor (0.072 ohm). The load 
impedance is specified by the user. 
1.4 Simulation Studies  
Figure I-11 depicts a flow chart of the simulation program. 	The 
following conditions are assumed: 
(1) The inverter is operating in steady state before line disconnection 
so that the average value of the loop filter output Vco is zero. 
(2) The circuit breaker is opened when the utility current, I u (t), goes 
from a negative to a positive zero crossing. 
(3) The initial value of Vw (t) is adjusted to conform to condition (1). 
In order to compare model results with test data available through GPC, 
simulated conditions were initially set to match those of the GPC tests. The 
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FIGURE I-11. FLOW CHART OF APCC SIMULATION PROGRAM. 
voltage was made equal to 339.4 volts. The power dissipated by the load was 
4200 (watts) + j280 (vars) under matched conditions - the same as in the GPC 
tests. 
For a balanced condition with a capacitive load, R L = 13.7 ohm and 
CL = 12.895 uF. Table I-1 shows the sensitivity of the run-on time on load 
conditions as the load power is varied for fixed vars and fixed watts, 
respectively. The balanced load case produces the longest run-on time of only 
7.943 msec. 
Table 1-2 depicts the comparison between the simulated and the experi-
mental results. All run-on times are less than 8 msec. The inverter shuts 
down almost instantaneously. The computer results are considered acceptable 
as they are well within the "window" of 200 msec, which is considered 
important at it may affect the automatic reconnection of the PV system to the 
utility grid. 
Table 1-3 shows a breakdown of the simulation results according to the 
type of the load. It may be observed that the inverter shuts down almost 
immediately for practically all situations except when the load phase angle is 
between 0 ° and 2 ° . 
REFERENCES 
1. 	0. Wasynczuk and P. C. Krause, "Computer Modeling of the American Power 
Conversion Corporation Photovoltaic Power Conditioning System," SANDIA 
Report SAND87-7006, March 1987. 




> 2 ° ). 
Vao Phase-Lag —----
Run-On Time 
3720.93-j280.01 15.393-j1.158 4.302 ° 2.604 msec 
4204.38-j280.01 13.64 -j0.908 3.8085 ° 7.943 msec 
4600.64-j280.01 12.474-j0.759 3.482 ° 5.632 msec 
4204.38-j325.72 13.618-j1.055 4.43 ° 0.326 msec 
4024.38-j280.01 13.64 -j0.908 3.8085 ° 7.943 msec 
4204.38-j147.66 13.683-j0.481 2.013 ° 5.664 msec 
TABLE 1-2. COMPARISON OF SIMULATED AND EXPERIMENTAL RESULTS. 
Computer 
Case 




	 Load Power 
4160 (Watts ) 4204.38 (Watts) 
Matched Power 	-280 (Vars) 
	 -280.01 (Vars) 
System Amps 
	System Amps 
17.28 (A) 16.66 (A) 
SPC Volts 
	 SPC Volts 
244.8 (V) 237.66 (V) 
Run-On Time 
	Run-On Time 




	 Load Power 
3720 (Watts) 3720.93 (Watts) 
10% Less 	-288 (Vars) 
	 -280.01 (Vars) 
System Amps 
	System Amps 
17.36 (A) 16.66 (A) 
SPC Volts 
	 SPC Volts 
244.8 (V) 270.18 (V) 
Run-On Time 
	Run-On Time 





















Watts ; Vars Run-On Time 
4199.73 ; 290.22 2.018 msec 
3720.93 ; -280.01 2.604 msec 
4204.38 ; -280.01 7.943 msec 
4600.64 ; -280.01 5.632 msec 
4204.38 ; -325.72 0.326 msec 
4204.38 ; -147.66 5.664 msec 
Load 
Watts ; Vars Run-On Time 
4204.38 ; -130.40 8.984 msec 
4204.38 ; -43.47 927.865 msec 
Load 
Watts ; Vars Run-On Time 
4201.31 ; 0.00 594.987 msec 
Case 1. 
2°) 
R-L Load 	 +3.953 ° 
(Vac Leads Iac) 
R-C Load 









 < 2°) 
	 o L 
R-C Load 	 -1.776 ° 
(Vac Lags Iac) 	-0.592 ° 
Case 3. 




TABLE 1-3. COMPUTER RESULTS AND COMPARISONS 
FOR THE APCC INVERTER 
APPENDIX I-1 
SIMULATION PROGRAM AND TYPICAL COMPUTER RESULTS 
GENERAL DESCRIPTION OF THE SIMULATION PROGRAMS 
FOR THE TESLACO AND APCC SPC INVERTERS 
	
1. 	APCC Simulation Programs:. (a) APCC2RC.PAS 
(b) APCC2RL.PAS 
(c) APCC2R.PAS 
(a) APCC2RC.PAS - Parallel R-C Load Configuration 
(b) APCC2RL.PAS - Series R-L Load Configuration 
(c) APCC2R.PAS - Resistive Load Configuration. 
2. 	TESLACO Simulation Program: Program 'TESLACO.PAS' uses RLC load config- 
urations similar to those used in the Georgia Power Company Laboratory 
Tests. 
3. 	The above programs are written in Turbo Pascal Version 3.0 for IBM PC/XT 
or PC/AT and depict graphical results for both the TESLACO and APCC SPC 
inverters. A graphics card is required to run this program such as the 
CGA or HGA, but the HGA (Hercules Graphics Adapter) is recommended due to 
its higher resolution. With a CGA card, only half of the screen can be 
shown. 
4. The APCC and TESLACO simulation programs read the input parameters from 
the keyboard and display the graphical results on the screen. After 
inputting the parameters, the simulation program shows the status of the 
initial conditions for the load impedance, the load power, etc. Then, 
pressing any key, the screen switches to the graphics mode and displays 
the results, i.e., all pertinent waveforms and other appropriate output 
information. 
5. 	A 4th order Runge-Kutta integration subroutine is used to implement the 
state space models and the counters. In the TESLACO program, the 8-bit 
I-10 
counter is implemented by a 4-byte floating-point variable 'cnt' and the 
9-bit counter in the APCC program is constructed by an integration 
subroutine. 
6. It takes a fairly long time to complete one simulation using an IBM 
PC/XT, but an IBM PC/AT 8 MHz is 5 times faster. 
7. After shut-down, press the 'q' key to return to the text mode in the 
Turbo Pascal operating system; the graphics results remain on the screen. 
Use 'HPRINT.PAS' or 'HPRINT.COM' to hardcopy the results. 
[Sampling Time : 1.0416 ms] 
EComputing Time : 32.55 usT 
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PRESS ANY KEY TO CONTINUE 
1AFCC 	INVERTER 	SIMULATION 	PROGRAM 
r(50 lac) 	(10 	Iii) 	i '‘ 	
1 1 
f. !line disconnected 
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PRESS ANY KEY TO CONTINUE 
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ang = 	—1.036 degree 
Rs + jXs = 0.072 	+ j 	0.072 	[ohms] 
Load Power = 4204.38 + j —76.06 [Watts -,Vars] 
PRESS ANY KEY TO CONTINUE ... 
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rff 	"1! ! WO ',1 ? 
ill' 	, Iti,i 
Ti"Ii i h 	y nj 
Check) ( Ld:Lq ) 
illu=r111,11.11R111111.111111 
I no_of_cycles : 	run_on_time 
hi.111111RftritrunfAtrlhlAtriurtilitrunft.PLIttrnnurTIrlflail 
r6Vagi ei224r81 rclurnrarnillurldll= 
.7. 	 MS 	insolation power = 106.8 
-,,:::,*44444444444**44*4*****44-?:-****4*44444* -',44*44**4 - 
4 	 Dr. 	 Va7ht ,, =v=.177" 
i-4777 
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School of ElectricaI E.nginacfri7,g 
- ,::.***'-:-44:44-4-45-44-4-:-K 444-* * 4: *4- 444444* * * -7;74* 44* L44- 44* 44444- 44-44 -44- 44-74 
it divided by 
cr i tical= 1; 
	
[fire tuning ^ 
:BODLE:=IN; 
- 	 - I. • • 
vrms.ba_icm,bs_icms,de_lcas.be_icmo.be_icap,a-, _17 7a. 
s.r.q; 	 - 
;=iF PEPL; 
rpt,opt,rt: INTEGER; 
'* --ft.;EDURE Esflip; 




write(- Mono/Color Graphics Card E0=M0710/1=Coltri T'); 
read17:(crt); 
urtil crt in E0..13; 
ZirSor; 
TO 10 DO WiTEL; 
;ARITEY 	 JUST A 
b[i]:= 1 ; b:2]:= 2; bE3J:= 2; b[4]:= i; 
kl;-= 0.5/15360; k2:= eilf160; 
FOR i:= 1 Tfl 
3EGIN 
xi[i]:= 0.; x2IiI;= 
Ld:= 1; Let= 0; Theta:~~ 0; 
0:1 'Lo .:= 0; 
check:= 0; itau:= 1/0.1E-3); 
imag:= 20; ex:= "; 	 false; shutdown:= 
u:= 0; 	 t:= 0; run_dn_time:= 0; sum:= 0; elhoe:= 
viO:= 60.05*2*pi: -E 60 Hz 1-; phase_vs:= 0; phase_iref:= 0 






RungeKutta4.:VA:'; 2,v,x,y: arrays: orti -fr 
- 	1: 	t.';=- 	tc: 
begin 
end; 
2: for j:= 1 to order do 
beoin 
end; 
for j:= 1 to order do 
x[j]:= 	 eEj -.3:= 	dEpl*L7j7i: 
x[j];= yEj7 	idi*xEjj'; 
ehL; 
4: for k:= 1 	order to 
	
1.c.:1*v1=1,1 ; 	 y[k] 	-;:_lKL; 
exit; 
end; i:c=se -i- 
fL+ o = 2 then Ol -t= 17 





1 	 -2 , I 
Vq:= 0; V'w;= 	0; Lq:= 0; 
C; laol= 	0; 'fat;-= 
P'=":fl[2.7=177,:E LiFET:iiter; 










Rur, geKutta 4 e,v,,y,5,p); 	 orcEDr - 5 3- 
- 
Ehase7 ,-, mo=tratr -Z 
1Touts: k,I.,:c>f,Lo 	output: Vq 
1.;\::- Er2EP.; 
iF Ma:--- >=!:_) THEN. AD_V&c:= 1 
Xor. Cu-::= AD_Vaf:x Xa7' Lq; 
Vq:= ROUND(XorCut)*15 - 7.5; 
TiND; CPha=t7.Cp:mpar, 
iq 	output: 
).-11R 	7: integer; 
32::: I N 
..t1:= 0.5; 
LF u <> 0 THF-N 
BEGIN 





RungeKutta4e1,v1,xL,y1.3,p); 	 n,- der = 7 3- 
END; 
t:= t - kl; 
%-4:= 
bui+[npt]:= Vw; 
-nea7,:= 	 Cou:+:71p'3 - tu“-E -.7 4- 3 
krp -: 	1 MCD 	opt:= (opt - 1. 161-) 1000: 
Nrez---1; 
P:.:;;OCEDURF ';dc_Cdunter: 










t:= t - kJ; 
END; 
drrier = 
IF 7--, et>=90 THEN -F.I.tps:= -1: 
T= 	 AND (V. -_ .tc;:>= ,-j) THEN Ld:= i P'LLE _P:= 
1. 7 a>=3:-..20 THEN 73'7 7;IN 
>:21711:= 0; 
Theta:= 








st: strings; Li: REAL; 
IF -- Iag=True 
IF Vacx>= THEN Lv. := 1 ELSE Lv:= C.; 
Ld XOF Lv; 
IF L ,- -=1 74--;FN Li:= 17 ELSE Li:= 07 
bi:= 0. 7 ; 
if u <> 0 then 
begin 
for p:= 1 1- 0 4 do 
begin 
v0E13:= itau*(Li-x0[1]); 
RundeKutta4(e0,v0,x0,y0,1,p); C order = 1 1 
end: 




if roundu.x) mod L;)=0 than 
begin 




if shutdown=faise then 
if (abs(check)>criical) a71d 	 - hen 
begin 
shutdown:= tr ue; 








iput4 Iref 	dL.tput: Iad 
iadx: REAL; 
?.=1 
ir1 = 1 THEN 7ac:= T,Rcx 
ELSE iad:= -Iacx; 
riowriConv_Unwrapparl 
SiTulationdtsi; 
input: Vad,Vu,IL 	Piutdut: Vac 




IF flad=Faise THEN 	 before the lime_dis.77:nn=i7tir-. 7 
DESIN 
ti:= 0.5; 
IF Lt <> O. THEN 
BEGIN 
FOR p:= 1 TO 4 DO 
BEGIN 
v3[I]:= (Vu-Vac-0.072*3[1]).P0.072; 
RungeKutta4a3,v3,x3,y3,1,p): 	 = 
END; 
t:= t - kl; 
END; 
11.2.o .2= Iu; 
Iu:= x31:171; 
IL:= 	lac; 
IF (usteaty_ime-4-1500) AND (1.u>=) AND (Iu5::_0 THEN 
mEIN 












af ter th e 1 171s_e z z.:7 - 7, 7 





IF .=ats(vac;>vcma .x.) TFEN veca, ax:= 








(' .AP7r INVERTER SIMULATION 7-=Rnc:IRAM',6,P,zrt); 
Hgrwte':8,z1T .117g Mfte 	1.041L 
Hgrwrite('EComput1hg Time 32.55 us2',460,16,crt; 
Hgrwrlta('insc:lation power = • 	mVicm2',450,328,cr 
Etr.pf:_pow.sr:5:1,et); Hgrwrite(st,600,329,7f.rt; 
Hcrwrite("*_04:_steps = ',20,326,crt); 
Frame(":50 	Iac) 	 Iu)',10,74,crt); 
Frame("500 Vat: (5 Vw)',10,17e,crt); 
FramsY(2 • 1:›eck) ( Ld:Lq )'.10,282, ,zrt); 
Hgrwrite("be-Fors : p-p V-',300,129,crt; 
H ,zrwrite("a-Fter 	p7p 	 V',500,128,crt); 
hwi:= 13; hx1:= 10; hy1:= 10; 	hzi:= 10; 
hul:= 10; hv1:= 10: hs1:= 10; htl:= 10; 
vw1:= 74-ROUND(Iac); 	vx1:= 74-ROUND(Iu45); 
vyl:= 179-ROUND(Vac*0.1); 	 1723-ROUND(Vw*10); 
vul:= 317-POLNT-1 (; (z*10); vs1:= 302-RnUND(Ld*10); 




vw0:= 	vw1:= 74-RCUN(la"); hAO:= hwl; hwi:= hw14-1; 
L,:nex(ht,=0,v -A0,h:-J1, -vw1,crt); 
vx0t= vx1; 	 74-ROUND(Iu*5); hx0:= hxl; hx1:= hx:H-1; 
h/1 .]: 	 h 
v"0:= ez1; vzi:= 17G'-ROUND(V -4*10); hz0:= hzl; hzi:= 
Linex(h710,v -70,h'1,v7.1."rt); 
ve0:= yel; vel:= 178-RIOUND(Ve*10); hvO:= hel; hy1:= nv1+1; 
Line.- h -v0,vv0,hvi,ve1,crt); 
ve0:= vsl; vs1;= 302-ROUND(Ld10; hs0;= hs1; hsl:= hel±:; 
:_inex(he0,ve0,he1, ,-Ja1,crt); 
4J_JI; 
vti; vtl:= 2E2-ROUNrYChsok*75); htC;= 	 h 
:]T%D; ] - GrsphResl_dt 
ri,xi,rd,:;;d,rs,xs,tempr,pva_poAier,vbva,arg,x,v,z: 
F;.-CT[E:L:EE =, mple]-:_mult;x1„x2,, ,,, 1 .72; real; ya- '1,22] rE:212, 
- g 7*Y7- ; 
PROCEDURE cop-!ple_d],..(/1,x2,y:t,y2,1 real . ; 'far "1,22: rsal); 
VV tsmp: raal; 
tenp;7= 	 y2*y7; 
1+ temp=0 then beoir 
writein'tivided by zero error 
exit; 
end; 
21:, 	 z1/temp; 
z:2:= x2*y1 - x1]-4-y2; 12:=, z2/temp; 
FUNCTION f(x: real): real; 
BEGIN 
1,o.:72-4*x*(exo(x/21.26)- -1)-22.12*x*(pi_power/1 - .. 1W±pas-; 
END; 






END; til. nd_loadI 
3FOIN 
CirScr; 
1 -,L.:= 3.072; xs:= C-072; 	l3.7: 	 - /re;= 
wr:telm( -Inpu -f: yz-- ur line imoenance 1.s+JXs)'): 
;• . r.'.t= 	 di7ft = 0.72 
readin (rs,xs); 
13.70; 	12.:717; 
writeln("input your load impedance (R C[uF] 
write (' 	- 	default = 13.70 [ohms] // 12.395 EiF3 	')7 readir_v; 
ILL:= 1/(y*1.0E -6); IRL:= 1/>:; 
find_load(x,y); 
writein('input your line voltage Vs in RMS '); 
(
' 	
default = 240.0 	 Erme: 	'); 
resoln 
Prnvm : 
, 	• oelau.1.7: = 
readln (ova_power); 
-Femor:= D.7-=;*Sr:R(vrmo)*S',7,5-.'T 	 ) ÷SCIR 





Ri 	iXi I 
 







writeln::' 	Pi = 	,pi_powenz5:1," rmW/77,211', 	!Tref: 
= 	• , r 	1, 
n ( 
wri±eln ( ' 
writein(" 	Rs 
• jXd = 
ano = 
▪ jx = = 




',rs:8:3,' 	 '7x5;8;37' 
writein('Load Power = ',tempr*nos(arg):3:2, 




PRESS ANY KEY TO CON7INUE 	'); readin; 
CPhasorinit3 









IF 	 Ar: 7 
22 = _ 
U, 	 = 
, 	 f 	 .1 
1.00; LY: = 1.1;; 	1.00; if 	 THE;i 	I: 
IF shutdown=true THEN 
BEGIN 
IF u<steadv_time+04 THEN 
7=tESIN 
Linex(hx1,282-50,hx1 .,282+50,crt); 
Linexhx1,74-50,hx1 ; 74+50,cr); 
MD; 





'; Hci- v;rite(Et,30(),:20,t) 
IF Ex=- E . THEN KardCopy; 
FEADLN;' 
77,r=7n7,1 ;',A; 
1.7L'T;r1: ( -Fhtifi); 
main Program } 
PART II 
A SIMPLIFIED ANALYTICAL MODEL FOR THE 
TESLACO 4 kW PHOTOVOLTAIC INVERTER 
A utility-interactive self-commutated, voltage-sourced inverter based on 
high frequency isolation has been developed by TESLACO to provide a photovol-
taic to utility interface at the residential power level of 4 kW. Figure II-1 
is a block diagram of the TESLACO T-4 kW-A power stage and control circuitry. 
A detailed description of the TESLACO inverter is given in the excellent paper 
by A. Cocconi et al. [1]. The development of the simplified model was based 
primarily on information contained in this paper as well as the hybrid 
computer simulation conducted at Purdue University [2]. 
II.1 General Description  
Refer to the block diagram of Figure II-1. The DC power from the solar 
array is converted to a full wave rectified sinusoidal waveform through the 
push-pull buck stage converter. The buck stage also provides isolation 
between the DC and AC sides of the circuit through the use of a 20 kHz compact 
and lightweight transformer. In the second stage of the inverter, alternate 
half sine waves are inverted by unfolding to form the complete output sine 
wave that is matched to the 240 volt AC line. 
The control circuitry performs a multiplicity of functions ranging from 
tracking the maximum power point of the PV array to generating the PWM base 
drive signals and controlling the output unwrapper transistor bridge. A brief 
overview of the control strategy follows, emphasizing those features that are 
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FIGURE II-1. BLOCK DIAGRAM OF THE TESLACO T-4 kW-A 
POWER STAGE AND CONTROL CIRCUITRY. 
follows the array peak-power point by continually monitoring the ripple on the 
DC input. Its operation is based upon balancing the symmetry of the 120 Hz 
power ripple signal. The unfolding transistor control circuitry monitors the 
current in each of the four transistors and acts to turn them off rapidly in 
the event of a fault condition on the line. The output current feedback 
control circuit measures the average AC output current of the system and 
modulates the signal to the buck control circuit so as to maintain it at the . 
desired level. 
The most crucial control component responsible for shutting down the 
transistor bridge in the event of a utility disconnect is the line lock phase-
locked loop (PLL). A reference rectified sine wave voltage is generated 
internally and locked to the line by use of the digital PLL circuitry. 
Current delivered to the line is automatically in phase with the voltage, once 
it is brought into synchronization with the line through the PLL circuitry. A 
phase discrepancy between the line and reference signal is used to destabilize 
the loop upon line disconnection resulting ultimately in inverter shutdown. 
11-2. Model Development  
It is assumed that the PV system is in a steady state condition before 
line disconnection. The proposed steady state equivalent circuit is shown in 
Figure 11-2. 
where 
Zi = 6.27 + j0.28 
Zs = 0.072 + j0.072 
Vi = 390*Iref/ 0 ° 
11-2 






FIGURE 11-2. STEADY STATE EQUIVALENT Or THE 
INVERTER-LOAD-UTILITY INTERCONNECTION 
240/ 00  
(rms) 





(Vs) , L 1 and L2 
are linear functions 
ac 
Zd = the load impedance. 
The equivalent circuit is effectively a "T-circuit" with a circuit breaker on 
the right branch. Since the inverter is simplified in terms of a steady state 
model, then a classical Thevenin-Norton equivalent network approach is appro-
priate although the device itself exhibits a nonlinear behavior. The balanced 
or matching condition is defined as follows: 
The power delivered to the load should be the same before and after the 
line disconnection in order to prevent any instantaneous power difference. 
In this matching condition, Vac,off is equal to Vac,on (p-p 339.4 V) and 
the phase difference between Vac,off and Vi is zero. If we define by 
Zi = Ri + jXi and Zd = Rd + jXd, then the balanced condition can be derived 
as: 
Vac,off 	
(Rd + jXd)*Vi  
(Rd + Ri) + j(Xd + Xi) 
	 (1) 
where Vac,off denotes the voltage across the load after line disconnection and 
Vi denotes the Thevenin equivalent voltage while Zi = 6.27 + j0.28. The power 
at the load becomes: 
load 2 






At the balanced state, the real part of P load is 4 kW and there is no phase 
difference between Vac,off and Vi: 
From Eq. (2): 
Rd Rd + Ri =r = 0.0447 
Xd Xd + Xi 
(3) 
11-3 
i.e., Re( 'Pload) = 0.5*339.4 2/Rd/(1 + r 2 ) = 4000, therefore Rd = 14.362 for 
r = 0.0447 and Xd = 0.642. The sufficient condition for Eq. (3) to hold is 
that: 
Xd/Rd = Xi/Ri = 0.0447 
And the imaginary part of P load is r*4000 = 178.8 (vars). Since the PLL plays 
a significant role in interrupting the power flow from the inverter to the 
utility grid under fault conditions, its operational characteristics will be 
described more fully in the next paragraph. 
Figure 11-3 shows a block diagram of the PLL circuit. The phase compara-
tor is preceded by an integrator in order to smooth our fast disturbances on 
the AC line. The 90 ° phase shift of the integrator is compensated by decoding 
the 90 ° address of the EPROM clock. The loop filter is the only part of the 
circuit that introduces any dynamics into the modulation transfer function. 
The loop filter uses an ordinary lead-lag network for phase compensation and 
is represented by its transfer function. The output of the phase comparator, 
o' 
is equal to +0.227 mA (-0.227 mA) during the period of time when the 
reference pulse, R, leads (lags) the pulse, V, and is zero otherwise. Thus, 
during steady state operation at 60 Hz, R and V are in phase so that 1 0 is 
zero. 







Io  (s) 
1 + s(7.26 x 10
-3
) 
If the loop filter output, Vy, is zero, then the voltage control oscillator 
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FIGURE 11-3. BLOCK DIAGRAM OF THE LINE LOCKING PLL. 
(negative), then the VCO produces a frequency deviation of Af = (920 Hz) x 
(V in volts) with a corresponding increase (decrease) in the pulse train 
frequency. Thus, the comparator-filter combination acts as follows: If the 
reference signal R leads V, the output of the phase comparator becomes posi-
tive causing V to increase. This increases the VCO frequency which, in turn, 
causes the pulse V to occur earlier as desired. The opposite situation occurs 
if R lags V. 
The 8-bit clock produces two output signals: The first one is the sine 
wave reference (stored in ROM) which, for all practical purposes, may be 
represented as a continuous signal by the expression 




x 360° Q 	(t) = VCO  
is the angular equivalent of the counter output whose output increments by 1 
at each input clock pulse. 
A second (-I 256) output is provided which is equal to a logic "1" when-
ever 90 ° QVC0(t) 4 270 ° . This second output is fed into a 1.00 cycle time 
delay. Although this 1.00 cycle time delay produces no locking angle error at 
exactly 60 Hz, it does introduce a transport lag in the control loop. It is 
exactly this 1.00 cycle transport delay that introduces a right half-plane 
pole of the loop gain function ensuring that the PLL will be unstable when the 
AC line is disconnected. As a matter of fact, the loop gain transfer function 
has a left half-plane pole without the 1.00 cycle time delay resulting in a 
stable system. The delay is, therefore, intentionally designed into the 
11-5 
system in order to bring about the unstable condition whenever R and V are out 
of phase. Finally, under free run conditions, the line sense transformer is 
essentially connected directly to the digital sine generator via the power 
stage of the inverter and a phase-adjust circuit is introduced to balance out 
phase contributions between the internal reference wave and the terminal 
voltage. 
The PLL circuitry of the inverter detects when the line deviates from its 
nominal frequency or voltage by more than a preset value and then initiates 
the orderly inverter shutdown. In the case of an isolated or islanded 
condition, the inverter must be capable of detecting the absence of the line 
voltage in order to initiate the shutdown procedure. Consider the typical 
situation of a nonunity power factor load depicted in Figure II -4. Assume 
that the reactive load is partly supplied from the utility. Upon the line 
disconnection, the output voltage will be shifted in phase from the inverter's 
internal equivalent voltage source, thereby producing the phase shift shown in 
the figure. 	This phase discrepancy is detected by the PLL as a shift in 
frequency. 	If the shift in frequency is already beyond the preset limit 
(1.0 Hz or 6 ° phase shift), the inverter is forced to shut down. When the 
phase shift is initially insufficient to trigger the inverter shutdown, then 
the loop instability, as described above, assists in building up the phase 
difference until the critical condition is reached again. The time duration 
between the utility disconnect and the inverter shutdown is defined as the 
run-on time. 
For a simplified representation of the PV system-utility grid under 
islanded conditions, attention must be focused, therefore, upon the dynamic 
FIGURE 11-4. EFFECT OF UTILITY LINE 
DISCONNECTION ON PHASE 
SHIFT. 
behavior of the PLL circuitry responsible for the regenerative phase differ-
ence instability, on one hand, and the determination of the initial phase 
difference between the internal reference waveform and the terminal voltage 
upon disconnection of the utility line. Other major components of the power 
conditioning subsystem (power tracker, unfolder, etc.) do not seem to influ-
ence significantly the destabilizing behavior of the inverter. The initial 
phase difference is estimated approximately from a steady state representation 
of the buck stage-unfolder-load-utility line combination. Refer to Figure 
II-5(a). The first part of the'circuit is a Thevenin equivalent representa-
tion of the buck power stage with voltage feedforward coupled with current 
feedback. The purpose of the current feedback is to provide the inverter with 
a nondissipative resistive output impedance of approximately 6.24 El. In 
addition to correcting for distortion in the AC line waveform, this output 
impedance is used to control the magnitude of the AC output current. For 
simplicity, the unfolder circuit is represented as a unity gain device. The 
remaining components in Figure II-5(a) represent filtering, the local loading, 
and a Thevenin equivalent of the utility line at the point of connection. The 
reference current, I ref, may be varied by varying the input solar insolation 
to the PV array. Figure II-5(b) shows the equivalent steady state represen-
tation of II-5(a) after some simple manipulations. 
Returning to the PLL circuit of Figure 11-3, the simulation program is 
based on a representation of the continuous and discrete subsystems of the 
device. The 8-bit counter variable, cnt, (real) is updated at each computing 
time as follows: 
920 
cnt := cnt + 1 + 	Vy 15360 
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FIGURE 11-5 (a) and (b). STEADY STATE EQUIVALENT CIRCUIT 
OF BLOCK STAGE-UNFOLDER-LOAD-UTILITY LINE. 
where Vy is the output of the loop filter. The 1.00 cycle delay program is 
composed of a delay buffer which has heading and tailing pointers, npnt and 
dpnt, respectively. The procedure for finding the balanced condition is as 
follows: 
(1) In the simulation program, first, find the steady state solution for 
Vac before and after the line disconnection. 
(2) Second, find the appropriate phase adjust parameters in the PLL 
circuit subroutine to obtain the longest run-on time when the load 
is balanced. 
(3) Finally, refer to the Purdue simulation model of the Georgia Power 
experimental data and apply them to the program adjusting the 
critical point of the Schmitt-trigger threshold level. 
The islanding simulation program is written in Turbo-Pascal Version 3.0 on 
an IBM-PC/AT with the Hercules Monographic Card. In the program modules, the 
PLL circuit subroutine is constructed via dynamic system state equations and 
4th the integrations are performed using a order Runge-Kutta integration 
subroutine. The buck stage and the unfolder system are implemented via the 
steady state model associated with the proposed simplified circuit. 
The phase adjust model is a one-pole, one-zero system and is included in 
the PLL circuit, 
(s + b)  
Vac'(s) 	 Vac(s) 
(s + a) 
where a = 420, b = 340. At 60 Hz, the steady state phase shift is 6.04 ° and 
provides the phase compensation in the PLL circuit. 
11.3 Simulation Results  
Figure 11-6 is a flow chart of the computer program. 	The user is 
requested to input the following program data: 
(1) The load impedance, Rd + jXd 
(2) The line impedance, Rs + jXs 
(3) The level of solar insolation, PI , in MW/cm2 . 
The line voltage is taken to be 240 volts rms. 	The run-on time may be 
computed for various values of load impedance and solar insolation in order 
to obtain a reasonable estimate of major trends which may establish those 
critical conditions in the PV-utility grid system which maximize the run-on 
time. 
Figure 11-7 shows the GPC experimental results. The matched condition is 
shifted to +10% from the balanced power requirements. Figure 11-8 shows the 
computed simulation results from the simplified model. Although the run-on 
times are relatively longer than those of Figure 11-7, they show that the 
longest run-on time occurs at the balanced condition. The longest run-on time 
obtained is 1.168 seconds. 
Figure 11-9 shows the resulting variations by changing the load vars. It 
depicts how run-on times are affected when the reactive power changes, i.e., 
as the load is varied from capacitive to inductive. The longest run-on time 
occurs at the balanced condition. But, the graph shows that the run-on time 
for capacitive loads is longer than that for inductive loads. 
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FIGURE 11-9. SIMULATION RESULTS (GEORGIA TECH). 
11.4 Conclusions  
A simplified computer model has been developed for predicting the run-on 
time of self-commutated inverters operating in a utility interactive mode. 
The inverter receives DC power from the photovoltaic array and delivers AC 
power to a local load or the utility lines. The proposed model represents the 
dynamics of a phase-locked loop control circuitry which is designed to 
destabilize the inverter operation and shut down the power conditioning 
subsystem when a phase discrepancy between the line and some reference signal 
is detected. 
The model predicts conservatively the general trend of run-on time vari-
ations versus changes in load parameters. Under balanced conditions, maximum 
run-on time is obtained, as expected. Due to steady state assumptions and 
component simplifications, the model does not track precisely the variations 
in run-on times and, therefore, caution should be exercised in its use as a 
predictive tool. 
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APPENDIX II-1 
SIMULATION PROGRAM AND TYPICAL COMPUTER RESULTS 
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runge_kutta_4,v,,2,p); -f: order 	2 
end; 
t:= t - 





if 01-1 -vr- o- :-90) 	 1: 
end; .:0e2.av_arc_poEiti,is_ed.la_detsctcrI 
f of_tput: io 
peoin 
If rr= -, 	peg17, 	 rr :== 
.L• ttr, 
jf en 






if u 	0 then 
p:= 1 to 4 do 
^ egi n 
v1:1]:= x11:224-aa*ifp; 	 - = -1*;<1132 -iaa*c.)• 
ortar = 2 3 
end; 





ver 	n1 - r-,ts-, der:-. 
; 
tl:= 0.5; 
if u <> 0 tMen 
be-din 
+dr p:= 1 to 4 
end; 
cilt:= x3[1]; 
i+ dnt::=256 them cn .L1= 
end; {dounter_and_vcc} 
tUf[r1T7t];= C:V=.; 
±7 - t 
_inteQef- : 
stt =,-trimde; 
+idn=t. r::= 4 heh 
e\mr11; 
1+ ind[1]<0 then expr:ilt= 0; 
if - iag=t!-- ue then 




if u <> 0 then 
begin 
4- 





rumge_utta_4(e0.0,x0,y0,1,p); 	drter = 
end; 





Et_r(T- heck:7:717 ,st); bgrwrita(st,300,328,ort); 
Str(vadmax:5:1,st); 
if +lag=faise than hdrwrite(st,4 ,-)0,:L2B,crt) 
else hgrwrite(st,60123,crt); 
end; 
if =hutdown=false them 
if (atechecortti=, 1) ard 
begin 
,7.n:_., tdown:= true; 
(u --- f_time)/1.77760* -)0; 






= ,- hmitt_tr idger; 
dr -Jceture tuck_stage ant un.fiDlder; 
if 	 -t.nan 	 - 





vsl= vrmint=mc+dna ,=_E_vai; 
vrr-said(tEmp); 
• 	 • 	 • 	 ... 	 •  	 •  
!b:= rounc(-ix.4-11) mod dsize; 
it; i*:= it_mab*vactEpJ - esdEpI) 
if (u>=teady_time+500) and (it>=0) and (i 











vac:= 3 =70*ire-Fx*a-f_lom; 
end; 
if (Al- s(var)>v=trmllx) then vacma= absvac); 







hgrwrite('Esampi -irg_time = 1.04 ms11',490,8,c_rt; 
= Ef,1 
hgrwrite('by Hoon Karig 	19716.12.',490,773,crt); 
hgrwrite('insolation pcwer = 	 mW/cm2',450,32S,crt; 
Str(pi_fDoer.:5:1,st); hgr- write(st,600,2S.crt); 
hgrrit=('#_r-- F_st=p=. = ',20,328,crt); 




vt. .'j:= 202 -t-unc.'0.5crt*O.C ,a7 
^ rc ; 
prtica. d:_ire gr:E-piT_rEsuit: 
-= 
r1; h-L= 
11:.nexh ,f().v.x0,hx. 1,v1,c:rt); 
yyl:= 
vT71; 	 = 
vui:= .312 -tru717.0.54-exc,ri2*:17); 	617, 	= 
l'EtexhuO,v-huil,vul,crt); 






procedure z.:7Jmp -i_ex_muit(x1,x2,y1,y2: real: var .7E1,z2: 
oegzr 
-71:= 	- x2*y2; 
z2:= x1*y2 	x2*y1; 
end; 
pr=edure 	 ,y2; real yar z1 	 ); 
var 	 real; 
Pepin 
temp:= 	 y24-y2; 
if temp=0 	begin 
4rltelnk 
Z = Z 	D 
:7 	 • 	7 2-= 
en d ; 
function arc4 =tni(i,xr: rea): real; 
var 	=?- 7 -1.- : real; 
lf xr=k) then 
if xi<0 then arrt:= -pi /2 
- 




:72E7 -4'. 7, 
vpva:= 
while ate. 	 ,7 
b&Qifl 
vpea; 









d ,_=_nom:= 1.5.8l*:15.21 4- (4.55:E.--;f:)*(4.,575E5)/(;- -J*w); - 




ri:= 	 1.29L-E12),1 ))/deno 	0.0075; 
(Y1,06433)/w)/Aenom 
▪ 0.230; 
;. 	 ; 
• 14.317; y:= 	 . zt= 
	
iT7E717-177= (. 74' 	L r n,47 	 7 
find_load(x,y,z); 
.,-;:riteinCihput your load impedance (Rd-i-LiXd)'); 
default = j 	 Eohff(3 	): 
readin 
your lire vditsge Vs in R;='.;.3 
= 740.C.) 
vrns:= 	 7., :._!-Lo:,,]er:= 100: 





- 	_ 	. 
• 




:-■]r . 1 TLE.1:-: ( 
1-:riT_ 	ri 
Ri 	 = 
] jXd = , r j e 8,13, 
FE 	jXs = j 
pase shift after 
cdf:Iclsx_d:vtempr,tempird,d,vacr,vaci: 
{ ^ hase shift before line iiscomnect=d : frcm vs 
complax_muit(ri+rci,x1-1-xt,rs,xs,tempr,temci 
tempr:= ts,mpr 	tamprI; t ,=mpi:= 	 temptl: 
lipa 	 IFCJM 
,'IEmpi 1) 
belcms- := !=r-=cre (vacs ,- *vE.ca.ri-vapsi*val- Ei: 
pe_ic,as:= arptapil:vac31,vacsr); 
t:Je_icap;= arc -cap 1 	 vacp) 
1 = Tic1 .7t :vacr*=cr+v ,,If- i*vaci ) 
• 	 „ 
= 
Arif 
write -1r; Nr Tel 7 ; 
.7galm prcgram 
aPd 	 c'Y 
1-3 ,agir 
ocked_l dap ; 
tucKEtaearduTitolos-,r; 
t 
f':,pd lb = 0 ther gr:30_res-ult; 
u, 	1.0; 	ux 4 1.00; if ux>=1L.385 THEN ,J. -;<f-,.= i; 
b7r(u;t 7 sz); hgrwrite(st,i20,328 7 crif:; 
if sr- tdon=m7 ,..te then 
, 
_tirexkhx1,74-50,hx,,74450,crL,; 
hdrwrite('smuf dowr',hx1-8E,248, ,-- rf); 
ex;-= 
end; 
reRd(-,:bd,ex); 
